

DECLARATION AND POWER OF ATTORNEY Original Application

As below named inventor, I declare that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in this Declaration, that the information given herein is true, that I believe that I am the original, first and joint inventor of the invention entitled:

MATH COPROCESSOR

WHICH	is described and claimed in.
<u>XX_</u>	the attached specification or
	the specification in application Serial No filed
that I a	acknowledge my duty to disclose information in accordance with 37 C.F.R.
Sectio	n 1.56 and defined on the attached sheet, which is material to the examination of
this ap	plication, that I do not know and do not believe the same was ever known or
used ii	n the United States of America before my or our invention thereof or patented or
descril	bed in any printed publication in any country before my or our invention thereof,
or mor	e than one year prior to this application, that the invention has not been patented
or mad	de the subject of an inventor's certificate issued before the date of this application
in any	country foreign to the United States of America on an application filed by me or
my leg	al representatives or assigns more than twelve months prior to this application
and th	at as to applications for patent or inventor's certificate filed by me or my legal
repres	entatives or assigns in any country foreign to the United States of America, the
earlies	st filed foreign application(s) filed within twelve months prior to the filing date of
this ap	plication and all foreign applications filed more than twelve months prior to the
filing d	late of this application, if any, are identified below.
CHEC	K APPROPRIATE BOX:
	no earlier-filed foreign applications.
	Required information as to foreign applications filed prior to the filing date of this
	application is on page attached hereto and made a part hereof.

POWER OF ATTORNEY:



As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

<u>NAME</u>	REGISTRATION NO.
Peter Rutkowski	32,627
J.P. Violette	33,042
Dan A. Shifrin	34,473
James J. Murphy	34,503
Ehrlich, Henry L.	39,663
Garsson, Ross S.	38,150
Kordzik, Kelly K.	36,571
Mason, Dwayne	38,959
Murphy, James J.	34,503
Naifeh, Bill R.	44,962
Newberger, Barry	41,527
Rogers, Charles J.	38,286
Schwartz, Rocky	27,227
Shaddox, Robert C.	34,011

SEND CORRESPONDENCE TO: WINSTEAD SECHREST & MINICK

5401 Renaissance Tower

1201 Elm

Dallas, Texas 75270

DIRECT TELEPHONE CALLS TO:

James J. Murphy, Esq.

(214) 745-5374

Fax: (214) 745-5390

Winstead Sechrest & Minick, P.C.'s customer number is 23-2426.

(201) FULL NAME OF INVENTOR	LAST NAME NORTH		
RESIDENCE & CITIZENSHIP	& Austin COUNTRY United		COUNTRY OF CITIZENSHIP United States of America
POST OFFICE ADDRESS	POST OFFICE ADDRESS 804 Weston Lane	CITY Austin	state or country 78733 Texas, USA
(202) FULL NAME OF INVENTOR	LAST NAME GANESHAN	FIRST NAME Murli	MIDDLE NAME



RESIDENCE & CITIZENSHIP	сіту Austin	state or foreign country Texas	COUNTRY OF CITIZENSHIP	
Post OFFICE ADDRESS	POST OFFICE ADDRESS 4210 South Industrial Drive	CITY Austin	STATE OR COUNTRY Texas, USA	ZIP CODE 78744

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

N ame (201)	Signature	Date
NORTH, Gregory Allen		
Name (202)	Signature	Date
GANESHAN, Murli		

::ODMA\PCDOCS\DALLAS_1\3310575\1



Section 1.56 Duty to Disclose Information Material to Patentability

- A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by Sections 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applications to carefully examine:
 - (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
 - (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record of being made of record in the application, and
 - (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the application takes in:
 - (i) opposing an argument of unpatentability relied on by the
 - (ii) Asserting an argument of patentability.

A prima facie case of patentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any considerations given to

Office, or



evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- © Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
 - (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent or inventor.

::ODMA\PCDOCS\DALLAS_1\3310575\1 233:2836- P101US Attorney Docket No. 1042- EP

Patent

113

APPENDIX A

DSPSC

Default: 0x00000000

Definition: DSP Status/Control

20 Bit Definitions:

25

30

35

45

ũ

n

Ū

M

Ē

DAID [2:0] DSP Architecture ID. This read-only value will be incremented for each revision of the overall DSP coprocessor architecture (future revisions may support multiple MAC units,

dedicated 0 0 0 = First architecture.

HVID[2:0] Hardware Version ID. This read-only value will be incremented each time the hardware implementation of the architecture named by DAID[2:0] is changed, typically done in response to bugs.

 $0 \ 0 \ 0 = First version.$

V Overflow Flag. Indicates that an integer

operation overflowed.

0 = No overflow (reset default).

1 = Overflow.

RM[1:0] Rounding Mode. Selects IEEE 754 rounding mode.

0 0 = Round to nearest (reset default).

0 1 = Round toward 0.

1 0 = Round to $-\infty$.

1 1 = Round to $+\infty$.

40 IXE Inexact Trap Enable. Enables/disables software

trapping for IEEE 754 inexact exceptions.

0 = Disable software trapping for inexact

exceptions (reset default).

1 = Enable software trapping for inexact

exceptions.

114

50	UFE	Underflow Trap Enable. Enables/disables software trapping for IEEE 754 underflow exceptions. 0 = Disable software trapping for underflow exceptions (reset default). 1 = Enable software trapping for underflow exceptions.
55	OFE	Overflow Trap Enable. Enables/disables software trapping for IEEE 754 overflow exceptions. 0 = Disable software trapping for overflow exceptions (reset default). 1 = Enable software trapping for overflow exceptions.
60 65	DZE	Divide By Zero Trap Enable. Enables/disables software trapping for IEEE 754 divide by zero exceptions. 0 = Disable software trapping for divide by zero exceptions (reset default). 1 = Enable software trapping for divide by zero exceptions.
65 70 70	IOE	<pre>Invalid Operator Trap Enable. Enables/disables software trapping for IEEE 754 invalid operator exceptions. 0 = Disable software trapping for invalid operator exceptions (reset default). 1 = Enable software trapping for invalid operator exceptions.</pre>
75	IX	<pre>Inexact. Status bit that's set when an IEEE 754 inexact exception occurs (regardless of whether or not software trapping for inexact exceptions is enabled). Writing a '1' to this position clears the status bit. 0 = No inexact exception detected (reset default). Writing a '0' to this bit is ignored. 1 = Inexact exception detected. Writing a '1' to</pre>
80	UF	Underflow. Status bit that's set when an IEEE 754 underflow exception occurs (regardless of whether or not software trapping for underflow exceptions

115

85		is enabled). Writing a '1' to this position clears the status bit. 0 = No underflow exception detected (reset default). Writing a '0' to this bit is ignored. 1 = Underflow exception detected. Writing a '1' to this bit clears it.
90	OF	Overflow. Status bit that's set when an IEEE 754 overflow exception occurs (regardless of whether or not software trapping for overflow exceptions is enabled). Writing a '1' to this position clears the status bit.
95		0 = No overflow exception detected (reset default). Writing a '0' to this bit is ignored. 1 = Overflow exception detected. Writing a '1' to this bit clears it.
口 口 口 口 口 口 口 口 口 口 口 口 口 口 口 口 口 口 口	DZ	Divide By Zero. Status bit that's set when an IEEE 754 divide by zero exception occurs (regardless of whether or not software trapping for divide by zero exceptions is enabled). Writing a '1' to this position clears the status bit.
		<pre>0 = No divide by zero exception detected (reset default). Writing a '0' to this bit is ignored. 1 = Divide by zero exception detected. Writing a '1' to this bit clears it.</pre>
_ 	IO	Invalid Operator. Status bit that's set when an IEEE 754 invalid operator exception occurs (regardless of whether or not software trapping for invalid operator exceptions is enabled). Writing a '1' to this position clears the status bit.
115		0 = No invalid operator exception detected (reset default). Writing a '0' to this bit is ignored. 1 = Invalid operator exception detected. Writing a '1' to this bit clears it.

Patent

116

APPENDIX B

120 Instruction Set

Notes:

- 1) Shaded fields in instruction encodings indicate bits that are ignored by the DSP coprocessor.
- 2) The <cond> portion of each instruction mnemonic refers to the standard ARM conditional mnemonic extension (see the second column of Table 15).
- 3) Coprocessor number 4 is associated with single and double precision floating point numbers.
- 4) Coprocessor number 5 is associated with 32- and 64-bit integers.
- 5) Coprocessor number 6 is associated with the accumulators and the DSPSC register.

::ODMA\PCDOCS\DALLAS_1\3299946\9 233: 2836- P101us

oemera, enoco

125

130